[1]
Phan Hong Minh, Nguyen Manh Cuong, and Nguyen Truong Son, “A 32×32 16-bit integer matrix multiplication hardware acceleration design and evaluation on 45nm PDK”, JMST, no. IITE, pp. 45–53, Oct. 2025.