Ngọc. AN FPGA-BASED HARDWARE ACCELERATOR DATA SYNCHRONIZATION FROM DIGITAL RECEIVERS. JMST [Internet]. 2021 Feb. 5 [cited 2024 Nov. 10];(71):88-97. Available from: https://ojs.jmst.info/index.php/jmst/article/view/96